Description:
Hard DPHY has dedicated pinouts in any device either DPHY0 or DPHY1. Please check your device pinout guide and sysI/O user guide for Nexus platform.
Solution:
Please take this as a sample implementation in LIFCL-40-7MG289I device.
In post-synthesis constraint, you need to declare the following in order to transfer the ports from DPHY0 to DPHY1:
ldc_set_location -site {A4} [get_ports clk_p_io]
ldc_set_location -site {B4} [get_ports clk_n_io]
ldc_set_location -site {A3} [get_ports {d_p_io[0]}]
ldc_set_location -site {B3} [get_ports {d_n_io[0]}]
ldc_set_location -site {A5} [get_ports {d_p_io[1]}]
ldc_set_location -site {B5} [get_ports {d_n_io[1]}]
ldc_set_location -site {A2} [get_ports {d_p_io[2]}]
ldc_set_location -site {B2} [get_ports {d_n_io[2]}]
ldc_set_location -site {A6} [get_ports {d_p_io[3]}]
ldc_set_location -site {B6} [get_ports {d_n_io[3]}]
You need to add this in the post-synthesis constraint files and reprocess until place and route.
You will observe that this will be transferred to DPHY1:
| clk_n_io | B4/61 | HSIO | DPHY1_CKN |
| clk_p_io | A4/61 | HSIO | DPHY1_CKP |
| d_n_io[0] | B3/61 | HSIO | DPHY1_DN0 |
| d_n_io[1] | B5/61 | HSIO | DPHY1_DN1 |
| d_p_io[0] | A3/61 | HSIO | DPHY1_DP0 |
| d_p_io[1] | A5/61 | HSIO | DPHY1_DP1 |