6053 - MachXO2 and MachXO3: Why I2C Programming fails after erasing an XO2 or XO3 device?

• Related Articles

• 534 - MachXO: Why can't I scan or program the MachXO device on the MachXO Mini board after I programmed my pattern into the device?

  The MachXO JTAG pins on the MACHXO Mini board share the same traces with some generic IOs of the MachXO device (as shown on page 4 and page 2 of the schematic). If the new design patterns have signals driving out of these pins, they could potentially ...

• 7095 - MachXO3/XO5: What is the IO state for configuration pins when MachXO3 device entered offline programming mode?

  Offline programming mode involves erasing the content of the SRAM which makes the device returns to hardware default mode where the I/O state return to its default configuration which is tri-stated with weak pull-down to GND (some pins such as ...

• 1806 - Are <b><i>programming</i></b> and <b><i>configuring</i></b> a Programmable Logic Device two different processes?

  The meaning of these two terms depends on the programmable logic device (PLD) used. Lattice provides three kinds of technologies in the PLD products you purchase. The technologies are: EEPROM based: 4000 family of CPLD's SRAM based: ECP2, ECP3, ECP4 ...

• 1943 - MachXO: With no DONE bit, how can I use JTAG to see if the SRAM download from flash is finished?

  The way to check the MachXO configuration status through JTAG is to use the capture instruction. For the MachXO the capture instruction (which is the instruction shifting out of the instruction register) is 0x19 (if the device is blank) or 0x1D (if ...

• Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?

  Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...