6022 - All Nexus: Can the dedicated Pin JTAG_ENABLE still make the port active again?
Description:
There is an option to disable the JTAG Port of the Nexus device in the bitstream.
Solution:
All Nexus devices are in compliance with IEEE 1149 (Standard Test Access Port
and Boundary-Scan Architecture) and IEEE1532 (Standard for In-System Configuration of Programmable Devices)standards. It means that JTAG can be enabled at any time by enabling JTAG ENABLE.
Related Articles
6179 - How do user program Lattice FPGA after programming a bitstream to the SPI Flash with JTAG_PORT and MASTER_SPI_PORT set to DISABLED?
Description: When JTAG_PORT and MASTER_SPI_PORT is set to DISABLED, user can no longer access the configuration logic through JTAG and MSPI Port. Thus, user can't perform programming with the interface. Solution: To workaround on this, user can ...
1323 - Is PROGRAMN pin independent of JTAG programming operations?
The PROGRAMN pin does not affect the JTAG state machine or boundary scan cells. However, the PROGRAMN pin does clear the SRAM configuration memory of the device. Because of this, a logic low signal on PROGRAMN pin at any time during JTAG ...
7210 - MACHXO3D: How to enable MACHXO3D SDM Port INITN/DONE/PROGRAMN persistence mode?
Description: MACHXO3D SDM Port INITN/DONE/PROGRAMN are dual purpose pins, which can be use as GPIO in user mode based on persistent mode settings. Solution: These are part of Feature Row settings and Feature Row bits that must be programmed to take ...
7740 - How to enable SSPI programming in MachX03-9400 Development Board
Setup to enable SSPI in MachX03-9400 development board. Connect to JP2, MCLK, SI, SO, SS, 5V SPI, GND to USBN programming cable. Connect FTDI, do a JTAG chain scan, make sure JTAG can program. Connect USB programming cable. Set to Slave SPI ...
Why FPGA Programming Failure When JTAG Chain Has 7 or More Devices?
DESCRIPTION When programming Lattice FPGA devices via SPI Flash using a JTAG chain, the Erase-Program-Verify (EPV) operation fails deterministically starting from the 7th device in the chain. Chains of 6 devices or fewer complete SPI Flash EPV ...