5974 - Platform Manager 2: How to manage the rising time of GPIO port of LPTM21L?

• Related Articles

• 5582 - Platform Manager: How to add a Real Time Clock (RTC) with a Fault Logger for ECP5 using Platform Manager 2?

  Description: This article describes adding Real Time Clock (RTC) with a Fault Logger for ECP5 using Platform Manager 2. Solution: The Full-Featured Fault Logger Configuration for ECP5 has several additional features for Timestamp. One of these is the ...

• 1402 - Platform Manager 2 & L-ASC10: Do you have any examples of logging power supply faults?

  We have several reference designs for Power Manager devices that show how to detect a power supply fault (over voltage or under voltage) and save the data in a SPI memory. Using a current to voltage circuit the fault could also be an over current. ...

• 5983 - Platform Manager 2: How many external DC-DC can be connected with GPIO output?

  Controlling various DC-DC enable pins using a single GPIO will be dependent on the internal pull up within the DC-DC. Any number of DC-DC is may be enabled as long as the maximum GPIO source current does not exceed. The other tricky part will be ...

• 7256 - How do we know the rise and fall time requirement for GPIO in FPGA?

  Description : There is no such specification given for GPIO rise and fall time. Here are some general guidelines for GPIO in FPGA in general: 1. When dealing with faster rise/fall time, user needs to make sure it does not cause reflection and create ...

• 5948 - Platform Manager 2 & L-ASC10: What is the Power ramp rate for L-ASC10?

  Power supply ramp rates for all Vcc and Vccio has a minimum of 0.01 V/ms and Maximum of 100 V/ms, as indicated in page 06 of document: FPGA-DS-02036 The VCCA, VCC, VCCIO0, VCCIO1, and VCCIO3 pins should be connected to the same power supply, as also ...