5935 - MachXO2: When using the XO2/XO3 device as a slave, is it OK to use an I2C bus speed that is lower than what's specified in Diamond GUI? (for example, use 234KHz SCL clock speed provided by an external master instead of 400KHz)

• Related Articles

• 1748 - Common Public Radio Interface - IP Core: Do I need to use a clock cleaner when using CPRI IP core (Common Public Radio Interface) with Lattice SERDES based FPGA?

  Lattice CPRI IP core (Common Public Radio Interface) supports LatticeECP2/M, LatticeECP3 and LatticeSC. When using the CPRI IP core in REC(Radio Equipment Control,master) mode, it's not necessary to use a clock cleaner since the system provides the ...

• 6646 - SGMII and Gb Ethernet PCS IP Core: What should be the external PLL clock when using 2 SGMII CDRs?

  The two PLLs REFCLK of SGMII CDR are driven by the dedicated connection from LLC_PLL (Lower Left Corner PLL). Note: Some dedicated GPLL_LLC input clock is reserved for one of the SGMII CDR inputs and cannot be used for the external PLL's REFCLK. ...

• 7760 - What are the associated MII/GMII interface clock domains in Tri-Speed Ethernet (TSE) IP v1.7.1 and earlier, and which versions does this apply to?

  This article clarifies the clock domain assignments for the MII/GMII interface as described in the Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084-2.2). The table below includes an amended version of the original documentation to help users ...

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 1726 - ERROR - par: netsanitycheck: the clock buf_clk on comp Inst4_DLLDELB port CLKI is driven by general routing through comp clk. Please use the appropriate constraints when using general routing for clocks

  User will encounter this error when running LatticeECP3 DDR design through software PAR. When using the DDR IO register (Double Date Rate) in a LatticeECP3 design, a user must implement a dedicated clock route for the clock being used at the DDR ...