5711 - FPDLink to DSI 1.2:  OpenLDI to DSI IP seems to support on VESA mapping of the incoming OpenLDI datastream. Does this IP support the JEIDA mapping? In case it does not, how can we implement this functionality?

• Related Articles

• 5775 - [CrossLink] [MIPI DSI Display Interface Bandwidth Reducer IP]: How many lanes can be set to configure the 1:2 MIPI DSI bandwidth reducer IP single lane?

  Please refer to the FPGA-IPUG-02028 document, otherwise known as 1:2 MIPI DSI Display Interface Bandwidth Reducer IP. Table 3.1 shows that the number of lanes is fixed to 4 and non-configurable.

• 5879 - CrossLink: How to configure the Reference Design MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for DSI single lane?<div><br></div>

  Please refer to FPGA-RD-02060 Section 3, Design and Module Description. On the project file, modify the rx_dphy which is declared under rx/rx.sbx. On the Receiver section of the IP, modify the RX Interface to DSI and the Number of RX Lanes to one.

• 1723 - CPRI:&nbsp; Can Lattice CPRI IP core (Common Public Radio Interface) support auto-negotiation? &nbsp;

  Lattice CPRI IP core (Common Public Radio Interface) itself provides the auto-negotiation function. There is a state machine that will automatically go through a searching state from one line rate to the next line rate, eventually it will find the ...

• 5691 - Crosslink / CSI-2/DSI D-PHY Transmitter IP Core : For Crosslink, how can I get the register value from the display(destination)?

  DSI-TX IP is only capable of transmission only and do not support bus turn around. This means, it does not support read type of "DCS" command in HS-mode / LP-mode.

• 5923 - MIPI D-PHY to CMOS Interface Bridge Soft IP: Can the DSI to CMOS IP be changed to DPHY1 from DPHY0?

  The user can change the hardened D-PHY blocks location between DPHY0 and DPHY1 by adding a LOCATE preference in the .lpf file to SITE "MIPIDPHY0" or SITE "MIPIDPHY1". The LOCATE preference is the following, for example: LOCATE COMP " ...