5598 - Where can I find the dimension for mounting holes on LIF-MD6000 evaluation board?
For the mechanical drawing of the LIF-MD600 MasterLink Board, please proceed on the link below.
http://www.latticesemi.com/en/Products/DevelopmentBoardsAndKits/CrossLinkLIFMD6000MasterLinkBoard
Under Documentation table, select 'Design File' under the Downloads column.
Download the following file: CrossLink: LIF-MD6000 Master Link Board Layout Source (Allegro .brd)
Related Articles
7748 - Why is there a mismatch between the hardware checklist and the evaluation board circuit design?
Description: The customer has observed discrepancies between the design recommendations provided in the Hardware Checklist and the actual design implementation on the Lattice Evaluation Board. Reason: Hardware Checklists are developed after ...
1747 - LatticeECP3: What are the mechanical positions of the mounting holes and J58 pin A1 on the LatticeECP3 IO Protocol Evaluation Board?
For the Rev C version of the LatticeECP3 IO Protocol evaluation board, the mounting hole positions are at: (0.000, 7.606) - upper left (3.460, 5.940) - upper center (7.606, 7.606) - upper right (0.000, 0.000) - lower left (5.000, 2.040) - lower ...
3591 - How to measure board-related parameters, such as board dimension, mounting hole position, and mounting hole diameter?
To measure board-related parameters: 1. Download the board file from Lattice Semiconductor website. Products -> Development Kits & Boards -> "Board Name" -> Downloads. Note: "Board Name" is the board for which you want to download the board file. 2. ...
1645 - Where can I find more information about other manufacturer's new devices on the Lattice evaluation board?
Recently introduced Lattice evaluation boards often uses new devices from other manufacturers. Information about those new devices can initially be hard to find. Your best source of information is to contact either their sales or technical support to ...
1613 - Where can I find detailed information about the Lattice evaluation boards?
The Detailed information of any Lattice Evaluation Board, For example: Theory of Operation, Configuration and Programming, Schematic etc are available in the respective Evaluation Board User's Guide/ User's Manuals. To get the User's Guide or User ...