5383 - Does Lattice provide an RTL model of the L-ASC10 device to be used for simulation?

• Related Articles

• 7180 - ICE40: Where to find the simulation model for ICE40 SPI/I2C core?

  Description: The simulation model for Lattice devices are shipped together with their respective tool software library. Solution: For ICE40, user may find the desired simulation model in iCECube2 installation directory: ..\lscc\iCEcube2.2020.12\vhdl

• 2552 - Diamond: What is Timing Simulation and what files does Lattice Diamond design generate to facilitate timing simulation.

  Solution: The Timing Simulation (unlike Functional Simulation or Static Timing Analysis) is the closest emulation of a actually downloaded design to a device. A step ahead of functional simulation where only RTL code is required to verify the ...

• Lattice Diamond: Why LSE and Synplify Pro has different RTL View implementation?

  LSE and Synplify Pro use different parsers to parse the design files. LSE uses Verific parser, a third-party tool for Lattice, and the same is used by Netlist Analyzer to infer the RTL view. Synplify Pro uses its own parser, and HDL Analyst uses this ...

• Diamond: How to set hysteresis of I2C pins used by ASC device?

  Lattice Diamond does not show the I2C pins in the spreadsheet view but users can manually add Hysteresis using the *.lpf file.

• ECP5 / Diamond 3.14: Why does my design get a Map device oversize error related to PLL for LFE5U-12F in with Diamond 3.14, but completes map successfully in earlier releases of Diamond software?

  In Diamond version 3.14, there is a bug where it incorrectly limits the number of PLLs in the device to 0 for LFE5U-12F. Example error message: ERROR - (device oversize error). The number of PLL components needed (1) exceeds the number available. ...