5369 - CrossLink: Can Lattice support MIPI CSI2 to SUBLVDS?

• Related Articles

• 5176 - CrossLink: How many Clock Domains are there within a MIPI bridge design, and how to calculate it?

  There are three Clock Domains within a MIPI bridge design: 1. MIPI Bit Clock Domain 2. MIPI Byte Clock Domain 3. MIPI Pixel Clock Domain The equations for calculating clock domains: 1. MIPI bit clock rate (MHz) = MIPI byte clock * 4 2. MIPI byte ...

• 6848 - How to request for Controlled Files that have access controlled by Lattice Semiconductor?

  If you are looking for controlled documents, please ensure you have an active Non-Disclosure Agreement (NDA) with Lattice Semiconductor. To submit the NDA request, please go to this link to : http://www.latticesemi.com/nda Once the NDA is in place, ...

• 6278 - Functional Safety: How to request for the Functional Safety (FuSa) User Manual that has access controlled by Lattice Semiconductor?

  To request for the Safety Manual copies as listed below: Diamond 3.10 SP3 1. Diamond 3.10 SP3 User Manual for Industrial Functional Safety (IEC61508) 2. Diamond 3.10 SP3 User Manual for Road Vehicles (Automotive) Functional Safety (ISO26262) Diamond ...

• 6539 - ECP5/All Nexus/All Avant: How to request for IBIS-AMI models (for ECP5, Nexus and Avant product families) that have access controlled by Lattice Semiconductor?

  Description: For the following IBIS-AMI models: 1) ECP5 IBIS-AMI Model 2) FPGA-MD-02047 - CertusPro-NX IBIS-AMI Model 3) FPGA-MD-02041 - Avant IBIS-AMI Model Please ensure you have an active Non-Disclosure Agreement (NDA) and License Agreement (LA) ...

• 5893 - CrossLink: Why is there an error when I change to 1 MIPI lane using MIPI2LVDS Reference Design?

  Please try to reconfigure and regenerate the rx.sbx (rx dphy GUI), such that the number of lanes should be changed to 1 in order to be aligned with the number of lanes declared on the synthesis directives. This should address the error.