5311 - When does SRW show the correct state after TRRDY goes high?

• Related Articles

• 1471 - What happens if the Power goes down during FLASH Programming?

  The FLASH Programming flow involves Erase FLASH device,Program, Verify and Secure(optional). A DONE bit will be set once the whole flow is completed. Depending on the point where exactly the power is down, the device behavior changes. 1) If the Power ...

• 6219 - Certus-NX: what is the value of the SPI timing parameter tMWC?

  The measurement of tMWC show no extra MCLK after DONE goes high. With that, the value of tMWC is approximately zero.

• 6395 - All Nexus: What is the default state of Nexus Platform's sysCONFIG pins?

  Table below provides tabulated information regarding the default state of all sysCONFIG pins. User may refer to FPGA-TN-02099 for more information.

• 6909 - MachXO3LF: What commands can we used on our SVF file to verify that we have written correct configuration into the SRAM?

  There are 2 ways to check if user have written correctly into the SRAM of the MachXO3LF: 1. LSC_BITSTREAM_BURST (0x7A): Using this command to program, the device will automatically check the CRC. User can then monitor the Status register or the DONE ...

• 5108 - Why is there no clock output on MCLK pin after FPGA programs when using USRMCLK macro in the design?

  As soon as the device goes to usermode, the USERMCLK and USERMCLKTS are activated. USERMCLKTS needs to be driven high at device wake-up which will tri-state the MCLK pin. Driving USERMCLKTS low enables MCLK to be driven by USERMCLKI.