5303 - ispMACH4000: How to define "block-level initialization term" in Verilog?

• Related Articles

• 115 - Active-HDL error: "ELAB2_0093" in mixed Verilog/VHDL design

  Description: This happens when your top-level design is in VHDL but one of the lower-level modules (for example, PLL generated using IP Express) is in Verilog. Solution: Take note that Lattice OEM Compiled libraries have different nomenclatures for ...

• 6513 - Lattice Diamond: How do i set multiple verilog include directories on my design?

  You can add multiple directories in the "Verilog Include Search Path" in Design implementation, you can define them as (Example): C:/Users/cmeala/Desktop/CASES/Include Case/Path1;C:/Users/cmeala/Desktop/CASES/Include Case/Path2 then try using ...

• 6491 - Lattice iCECube2: Why do i encounter a synthesis error referring to multiple top level candidates when compiling my design?

  Description: Error is encountered during synthesis as shown below @N:There are multiple top-level candidates. @E: CH100 : | Encountered multiple top-level candidates in design; compilation stopped. Solution: This error occurs if tool detects multiple ...

• 3996 - Diamond: Can the JEDEC file be modified to just include the Embedded Block RAM (EBR) initialization data in MACHXO2 devices?

  It is not possible to manually edit the JEDEC file to just have the EBR Initialization data. The best way to update the UFM with different EBR init data is to use the ECO editor tool.

• 3853 - Diamond / All FPGA: How to make Synplify Pro use Embedded Block RAM (EBR) for the inferred ROM in my design?

  Solution: To make Synplify Pro use EBR for the inferred ROM, use the attribute syn_romstyle with the value block_rom. Synplify Pro infers ROM only when the address width is more than 3. The usage of this attribute is the following: Verilog Syntax ...