4706 - iCE40: Do we have any recommended LDO for iCE40 devices ?

• Related Articles

• 6101 - If i am using LDO to provide the voltage supply to FPGA, can i omit the recommended ferrite beads from the power rail design?

  Please always follow the recommendation from Hardware Checklist. If user decide to omit the recommended ferrite beads implementation, user should bear the risk in the design.

• 5816 - iCE40 LP/HX: Is there a list of a recommended diode for VPP_2V5 voltage like the one on many iCE40 eval boards?

  The main purpose of this diode is to drive the 3.3 V supply down to a voltage within the datasheet requirements for the VPP_2V5 pin during NVCM programming. From page 19 of our document FPGA-DS-02029-3.5, this is stated to be a minimum of 2.30 V to a ...

• 6963 - CertusPro-Nx: What are the recommended LPDDR4 trace impedance for CertusPro-NX devices?

  Solution: There are three options presented: - 50-ohm single-ended with 100-ohm differential - 40-ohm single-ended with 80-ohm differential - 48-ohm single-ended with 96-ohm differential Here are some notes from our SME regarding the trace impedance ...

• 1636 - LatticeECP3: What is the recommended specifications to connect between Lattice Devices to Aptina HiSPi interface chip?

  If it’s to connect a sensor like the Nanovesta board close to the HDR-60, I’d recommend using flex cable, the metal layers are much the same work as laying out a PCB except the material used is now flexible mylar instead of FR4 material or others ...

• 1673 - LatticeECP/LatticeECP2/M/LatticeECP3: What is the recommended coupling method for LVDS reference clock input signals with Lattice FPGA devices?

  For generic FPGA input reference clock, DC coupling is what needs to be selected. The generic FPGA IO buffer architecture structure does not support AC coupling. Note: Dedicated SERDES reference clocks that have a CML buffer, can be AC or DC coupled. ...