386 - <p>What should I do with the unused VTT pads in LatticeECP3 when external VTT termination is implemented? </p>

• Related Articles

• 387 - What should I do with the LatticeECP3 DDR3 memory interface VTT termination?

  Only external VTT termination should be used for LatticeECP3 DDR3. Use of LatticeECP3's internal on-die termination (ODT) is not recommended. According to the eye diagrams and simulation results from the Lattice factory tests, the recommended ...

• 2637 - ECP3: Can on-chip parallel termination to <!--[if gte mso 9]><xml> <o:OfficeDocumentSettings> <o:AllowPNG/> </o:OfficeDocumentSettings> </xml><![endif]-->V_TTbe used when implementing Generic DDR interface on LatticeECP3 device?

  Description: An on-chip parallel termination to VTT can be used when implementing Generic DDR interface on LatticeECP3 device. However, the same is not possible for DDR interfaces. External termination to VTT is required for DDR interfaces. All DQ ...

• 6482 - CrossLink-NX: Does LIFCL-40/LIFCL-17 CSFBGA121 has external VREF pin for ADC?

  Solution: Based on Appendix B of FPGA-TN-02129 (ADC User Guide for Nexus Platform), package CSFBGA121 does not support external VREF for both LIFCL-40 and LIFCL-17.

• 5898 - iCE40 UltraPlus: With an iCE40 Ultraplus device, how to drive an external pin with a PLL output using Radiant Software?

  There are 2 types of PLL outputs that you can use. In Radiant Software, these port outputs are named as "outcore" and "outglobal". After generating the PLL using the IP catalog, you will still need a Top-level module to instantiate the generated PLL. ...

• 1154 - <p>Will the PLL in my FPGA work using a 25MHz input clock with a duty cycle of 33%(low) or 66%(high)?<br></p>

  The PLLs in most Lattice FPGAs should operate correctly using a 25 MHz input clock with duty cycles of 33%(low) or 66%(high). Check the data sheet for the specific FPGA you are using to determine the operating limits of the PLL. Look in the data ...