3634 - LatticeECP3: Why the PCIe demos for ECP3 Versa Development Kit do not run on hardware after some time?

• Related Articles

• 7748 - Why is there a mismatch between the hardware checklist and the evaluation board circuit design?

  Description: The customer has observed discrepancies between the design recommendations provided in the Hardware Checklist and the actual design implementation on the Lattice Evaluation Board. Reason: Hardware Checklists are developed after ...

• 4087 - LatticeECP3: How to explore Aptina sensor on the HDR60 Video Camera Development Kit?

  To setup and explore the Aptina sensor on the HDR60 Video Camera Development Kit, use the Aptina Devware software. The software can access the sensor by using the Cypress chip through the lower USB Type-A connector. You can obtain a copy of the ...

• 5530 - Why is the Embedded VIP kit dual camera demo resets every after 4hrs?

  For all our demo boards/designs we have an internal counter that runs for about 4 hours, after that the demo with stop working. However, if the customer has bought these EVDK kits, then they should ask for a new license file for the ECP5 device so ...

• 1673 - LatticeECP/LatticeECP2/M/LatticeECP3: What is the recommended coupling method for LVDS reference clock input signals with Lattice FPGA devices?

  For generic FPGA input reference clock, DC coupling is what needs to be selected. The generic FPGA IO buffer architecture structure does not support AC coupling. Note: Dedicated SERDES reference clocks that have a CML buffer, can be AC or DC coupled. ...

• 1794 - ispMACH 4000ZE: How does the Lattice ispMACH 4000ZE PICO Development Kit which uses the FT2232H for programming, connect TDO from the CPLD which is 1.8V (Vcc) to the FT2232H which is at 3.3V?

  For systems that cannot interpret the TDO of the ispMACH 4000 Family, a voltage translator can be used to translate the TDO to 3.3V. One possible device to use in this situation is the 74LVC07A. Lattice evaluation boards use 3.3V pull up on TDO to ...