3633 - MachXO2: Pin A9 & C9 on the LCMXO2-2000HC-4BG256C were being used for signals in the design, can interruption of these signals cause the CPLD to reconfigure?

• Related Articles

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 1315 - PCIE IP: Why is a DRC error generated associated with the PCI Core signal/pin serrn (SERR#)?

  SERR# is defined as an Open-Drain pin in the PCI Local Bus Specifications. In certain PCI applications, a PCI agent might be required to monitor the SERR# pin so that the agent can properly respond to the system error condition. When using one of the ...

• 3843 - Are Lattice IP (Intellectual Property) reset signals connected to the GSR (Global Set/Reset) modules by default?

  The IP (Intellectual Property) reset signals of the Lattice IP cores are not connected to the GSR components by default. Hence, the users can connect their end design reset signals to the GSR component.

• 5424 - CMOS-TO-DPHY IP: Why does the connection type is still "pad-pin"declared in Clarity even if the signal does not go to I/O pins but rather go to internal logic?

  Solution Clarity Designer builder for modules and IP such as cmos-to-dphy is intended to be stand alone and thus it automatically generates a pad-pin type of connection. It is already a known issue when this IP module is used or connected as part of ...

• 5788 - [Pixel to Byte Converter IP Core]: How to control the input signals (fval_i/dval_i/txfr_en_i/txfr_req_o)?

  The fv_i and lv_i signals are only for CSI-2 mode, and unused in DSI mode. The user can leave it undriven if they are using DSI mode. If, however, they are using it for CSI mode, these signals should indicate frame valid and line valid pulses. The ...