341 - Lattice ispVM system: Can I ignore Synplify Pro "Unrecognized synthesis directive attribute" warnings?
Description:
User encounters a warning relating to unrecognized synthesis attributes. This is a known issue on the SW.
Solution:
The HDL code for blocks that IPexpress generates may contain synthesis properties targeting Exemplar/Precision/Mentor Graphics synthesis tools (example : // exemplar attribute PLLInst_0 CLKOK_BYPASS DISABLED) in addition to Synplify Pro sythesis properties.
- The Synplify Pro versions bundled with ispLEVER 7.2sp2 and earlier will not recognize these attributes and issue warnings of the type:
@W: CS141 :"D:\isp blanker\pll.v":8:71:8:79|Unrecognized synthesis directive attribute
The warnings can be ignored. Currently, no options exist to force Synplify (pre- 8.0 version) to ignore them.
- The Synplify Pro bundled with ispLEVER 8.0 or later will ignore these properties and not issue warnings.
Related Articles
1839 - Synplify Pro: What is the SAFE attribute?
Synplify Pro has a special encoding directive, “safe”, that will add logic such that if the state machine ever reaches an invalid state, it will be forced to the reset state. This behavior has the advantage of avoiding any possible “hang” conditions, ...
Diamond / Synplify Pro: Can the user ignore the "Unsupported property <parameter_name> found - ignoring" warnings of specific parameters when synthesizing using Synplify Pro?
Yes, these warnings are safe to ignore. These warnings occur because, for any Verilog parameter or localparam, Synplify Pro will pass it with a value into EDIF as part of the original design info. Since such property cannot be recognized by ...
735 - Lattice Diamond: Synthesis: Synplify Pro: How can I make Synplify Pro infer registers instead of RAM?
Lattice Diamond: Synthesis: Synplify Pro: There might be situations where you have written Verilog or VHDL code which infers a memory. However the design tools are implementing this as distributed RAM, which can't be initialized or preset to zero. ...
Synplify Pro: Where to get the detailed information regarding the error code in synthesis?
Description: After synthesizing the design files while setting the SynplifyPro as synthesis tool, Radiant environment will provide the warnings and errors seen by the synthesis tool, however, detailed information can only be provided inside the ...
1048 - Lattice Diamond: Synthesis: Synplify Pro: How to change the type of memory resources Synplify Pro uses when using inferred memory in HDL code?<br>
Lattice Diamond: Synthesis: Synplify Pro: In many cases HDL code that infers a memory is implemented as EBR-based memory. This can cause issues for a customer who needs to be able to reset this memory to zero during operation. The Synplify compiler ...