3405 - MachXO2 / IPExpress / PLL : While configuring the PLL in frequency mode, does the IPexpress tool use the fractional-N value?

• Related Articles

• 6441 - PLL for Nexus FPGAs: How to dynamically change the PLL output frequency?

  Description: On FPGA-TN-02095, locate Appendix C. PLL LMMI Operation. The user can access the PLL dynamic parameters through the use of LMMI (Lattice Memory Mapped Interface). Solution: If the user wants to vary the output frequency (for example ...

• 4753 - iCE40 UltraPlus: Error: "The system clock frequency on the PLL output Port A must be between 4 and 133.33 MHz."

  For Phase and Delay compensation modes of PLL, the PLL configuration tool of iCECube shows the following error: "The system clock frequency on the PLL output Port A must be between 4 and 133.33 MHz.". However, the data sheet indicates that the max ...

• 1155 - Why won't the second PLL in a cascaded PLL design achieve lock during simulation?

  My design uses 2 PLLs that are cascaded; i.e the output of the 1st PLL is the input of the 2nd PLL. The 1st PLL functions fine in simulations but the 2nd PLL will not achieve lock and the output frequency is not correct. The input frequency of the ...

• 6192 - All Nexus: How to use the dynamic phase of PLL outputs?

  See Section - Dynamic Phase Adjustment of PLL user guide that explains the use of Dynamic Phase for PLL. Dynamic phase adjustment of the PLL output clocks can be done without reconfiguring the FPGA by using the dedicated dynamic phase-shift ports of ...

• 3815 - For the MachXO2 device, how to make dynamic changes to the PLL output frequency? Can the PLL be dynamically controlled by changing the registers? Is a reset required for the PLL after changing these registers

  The MachXO2 device has an option to make dynamic update to the PLL. Registers 0 through 11 are user accessible registers. The remaining registers are reserved for Lattice use or read-only access, and the user cannot write these. For more information, ...