3272 - ECP3: How close can the DDR2 (double data rate) memory be placed to the LatticeECP3-35 device while designing a PCB?

• Related Articles

• 1749 - Power Manager II: How do I design a PCB land pattern for Power Manager to meet UL standards?

  Designing circuit boards to meet safety certification agency requirements is a very complex subject, and the requirements you need to meet also vary by product and geographical market. For example, two common requirements for PCB design are for for ...

• 1673 - LatticeECP/LatticeECP2/M/LatticeECP3: What is the recommended coupling method for LVDS reference clock input signals with Lattice FPGA devices?

  For generic FPGA input reference clock, DC coupling is what needs to be selected. The generic FPGA IO buffer architecture structure does not support AC coupling. Note: Dedicated SERDES reference clocks that have a CML buffer, can be AC or DC coupled. ...

• 851 - Can I drive long PCB traces with an LVCMOS output?

  Yes. When using the LVCMOS output settings with long 50 ohm PCB traces or cables, you will need to use the IO's higher output current settings and add an external 33 ohm series resistor for a good 50 ohm source termination with minimal ringing at the ...

• 508 - Why can't I drive a long PCB trace with a low current setting and get good signal quality?

  LVCMOS IOs driving long PCB traces will often show overshoot at a receiver when the IO output current setting is high. When the IO output current setting is low, the waveforms received can be somewhat distorted on a long PCB trace. This is a common ...

• 850 - Why can't I drive a long PCB trace with a low current setting and get good signal quality?

  LVCMOS IOs driving long PCB traces will often show overshoot at a receiver when the IO output current setting is high. When the IO output current setting is low, the waveforms received can be somewhat distorted on a long PCB trace. This is a common ...