325 - How can I estimate the pull up and pull down resistors of Lattice's CPLD and FPGA devices?

• Related Articles

• 852 - Should I add external series resistors to my parallel bus to improve the signal integrity?

  Description: A device is driving a large number of IOs that switch between VCCIO and GND in a parallel data bus. The designer knows that with an unterminated bus there can be reflections if the signal traces are too long which could decrease the ...

• 7335 - Is there an available 3d model for any Lattice FPGA Devices?

  Lattice is not providing the 3D solid model but user can find the package diagram via FPGA-DS-02053.

• 2674 - PAC Designer: In Trim Configuration Options, what does "Open External Resistors(s) Threshold" imply?

  PAC designer software Trim Configuration utility calculates values of resistors connected between Power Manager and DC-DC converter for trimming the DC-DC conveter output. In Trim Configuration options the "open external resistor threshold" ...

• 1673 - LatticeECP/LatticeECP2/M/LatticeECP3: What is the recommended coupling method for LVDS reference clock input signals with Lattice FPGA devices?

  For generic FPGA input reference clock, DC coupling is what needs to be selected. The generic FPGA IO buffer architecture structure does not support AC coupling. Note: Dedicated SERDES reference clocks that have a CML buffer, can be AC or DC coupled. ...

• 399 - Which Lattice devices have BSDL files available?

  A BSDL (Boundary Scan Description Language) file is available for every Lattice device with a JTAG port. This file, standardized by the IEEE1149.1 specification, describes all information necessary to perform boundary scan testing. Included are ...