3034 - [LatticeECP3]: Can the receiver logic of the Serial Digital Interface (SDI) Intellectual Property(IP) extract the right values if there is invalid line number and Video Payload Identifier (VPID)?

• Related Articles

• 6138 - [ECP5]Can Tri-Rate Serial Digital Interface (SDI) PHY IP also support ECP5 devices?

  Solution: The Tri-Rate Serial Digital Interface (SDI) PHY IP only supports ECP3 devices.

• 3843 - Are Lattice IP (Intellectual Property) reset signals connected to the GSR (Global Set/Reset) modules by default?

  The IP (Intellectual Property) reset signals of the Lattice IP cores are not connected to the GSR components by default. Hence, the users can connect their end design reset signals to the GSR component.

• 2097 - LatticeECP3/SGMII: Does the different number of preambles (5 or 6) on the Lattice SGMII IP (Serial Gigabit Media Independent Interface) receive side match the SGMII protocol?

  Yes, the SGMII IP (Serial Gigabit Media Independent Interface) of Lattice matches the SGMII 802.3 protocol. According to the description of the Start_of_Packet delimiter (SPD), the PCS (Physical Coding Sublayer) will replace the first octet of the ...

• 3037 - [2D Scaler IP Core]: What input format does Lattice 2D Scaler IP (Intellectual Property) support- progressive or interlace?

  The input of 2D Scaler IP is progressive. If the video source is in interlace format, the user has to use the "Deinterlacer" IP to convert the input data to progressive format before scaling.

• 697 - Why do I occasionally see invalid 8b10b characters at the PCS/SERDES QUAD RX FPGA FIFO interface even though the PCS link state machine shows correct status?

  When the Lattice SERDES/PCS QUAD is powered up, the PCS recovered clocks are unstable until the RX CDR locks fully to the incoming data. During the time the RX clocks are unstable, the pointers on the PCS RX FPGA interface FIFO (RX FIFO) can reach ...