2363 - PAC-Designer:&nbsp; Why does user design fail to compile with a Warning 1211: Generate NAF file failed?<br>

• Related Articles

• 2310 - PAC-Designer:&nbsp; Why does my POWR1014A design fail to compile but not give an error message?

  If your Power Manager II design fails to compile and gives no error message it could be due to the use of periods or spaces in the project file name or the path name. Usually the failure message is produced immediately after starting the compile ...

• 651 - PAC-Designer: Why does my LogiBuilder design fail to compile?&nbsp;&nbsp;<strong>PAC-Designer</strong> fails with: F38009 Invalid Node assignment for signal 'pin assignment'.

  PAC-Designer: PAC-Designer will issue this error message if an output is set to be controlled by I2C and that same output is used in a Boolean equation. The fitter drops the output macrocell from the resource list as I2C is controlling the pin. ...

• 1490 - PAC-Designer:&nbsp;How do PAC-Designer's project archiving functions work?

  PAC-Designer: It is often necessary to send a PAC-Designer design to a colleague, or save it in a revision database. Some device types, such as the Power Manager product families contain multiple files. To aid in organizing these files, PAC-Designer ...

• 2165 - Simulation:&nbsp;Steps to compile/elaborate a SERDES based design in NC-Verilog?<br>

  Simulation: Compiling/elaborating a SERDES based design requires pre-compiling the SERDES model. Follow the steps below to compile the Lattice SERDES model, revise your library definition file, and compile and elaborate your design. Unzip the ...

• 1467 - PAC-Designer:&nbsp;How can I set up the simulation time in PAC Designer ?

  PAC-Designer: To simulate a design with Lattice Logic Simulator, the design must first be entered or edited using both the schematic windows and the LogiBuilder Sequence Editor. Next, a stimulus file should be created or edited using the Waveform ...