2292 - Diamond:  Why is there a Timing Rule Check violation in the trace report on a ODDRX4B element for timing between the SCLK & ECLK inside this element?

• Related Articles

• 212 - Diamond: Why do users have preference items in the trace report with 0 timing score?

  There are several reasons why users will see this happen: The timing constraint specified is covered by another timing constraint in the preference file. This is most often seen when the design has two related clocks. Trace will provide timing ...

• 2592 - What does "potential circuit loops found in timing analysis" in trace report mean?

  Solution: The use of combinational loops has long been discouraged because this can cause significant stability and reliability problems in a design. The combinational loop behavior is usually dependent on the relative propagation delays of the ...

• 2351 - All FPGAs: How do I check the timing of the paths across two clock domains in the trace report?

  Description: If the two clocks (clock1_c and clock2_c) have an obvious timing relationship in the design, the timing information for paths across the two clock domains will be shown in the trace report as long as you have added associated timing ...

• 129 - Lattice Diamond: How can I single out a specific path or transfer in the timing analysis TRACE report?

  TRACE lists the paths per timing preference starting from the worst case path going down. Let's say you want to look at a path that maybe the 1001st worst case path in the design. You do not want to list 1001 paths in the trace report. How can this ...

• 940 - Diamond: Timing: Why are there two trace reports in the Lattice software?

  Diamond: Timing: There are two trace reports (a Map trace report and a Place-and-Route (PAR) trace report) that serve two different purposes. The Map Trace report has estimated routing. It should be used to verify the paths you expect are being ...