2253 - LatticeECP3: I have a DCS feeding a PLL and when it switches in simulation my PLL loses lock.

• Related Articles

• 1719 - LatticeECP3: How do I get the Lattice FPGA DCS to switch from an inactive clock to an active one in simulation?

  DCS is a global clock buffer incorporating a smart multiplexer function that takes two independent input clock sources and avoids glitches or runt pulses on the output clock, regardless of where the enable signal is toggled. When selection input is ...

• 7767 - What is the difference between PCLKT and PLLT as dedicated PLL reference clock?

  Both PCLKT and PLLT are legal pin to use as PLL reference clock however there are differences on the clock paths that should take note in designing certain applications. PCLKT Pin: Provides a direct connection to the global and regional clock ...

• 1965 - LatticeECP2/M: What do users need to consider when using the LatticeECP2/M Dynamic Clock Select (DCS)?

  Documentation on LatticeECP2/M's DCS is located in page 10-29 of the LatticeECP2/M SysClock PLL/DLL Design and Usage Guide. The link to the Application note(TN1103) can be located here. One of the issues that users will run into when using the DCS is ...

• 7721 - All Nexus: Why does the PLL output clock period not accurately show on the simulation?

  To avoid any simulation inaccuracy, use a simulation resolution limit of "10fs" or "100fs". This is a simulation limitation when using "1ps" that would lead to an offset on the clock output period. This is not applicable if the VCO period is ...

• 2356 - LatticeECP3: Can I lock the dual-link 7:1 LVDS pins to the left and right sides of a LatticeECP3-17EA device?

  Description: Yes. Lattice recommends placing the 7:1 LVDS RX or TX pins on the left or right side of a LatticeECP3 device. If they are locked to both sides, the edge clock should go to both sides through dedicated routing resources. A LatticeECP3 EA ...