2123 - MachXO2: Can the user use MachXO2's Embedded Functional Block (EFB) I2C pins (SCL and SDA) to work with soft (NOT EFB) I2C logic?

• Related Articles

• 5501 - MachXO3: Can MACHXO3 devices be re-programmed over I2C in User Mode, in addition to access Embedded Function Block (EFB)'s Primary hardened User I2C, along with Primary Configuration I2C?

  Description: This article explores the possibility of MACHXO3 devices be re-programmed over I2C in "User Mode", in addition to access Embedded Function Block (EFB)'s Primary hardened User I2C, along with Primary Configuration I2C. Solution: Both ...

• 3964 - SED: How to run Soft Error Detect (SED) block when the user logic is running in LatticeXP2 devices?

  Description: This article describe the ideal way of using SED block in LatticeXP2 product. Solution: According to LatticeXP2 Product Change Notification (PCN)# 02B-12, the SED block cannot be run during normal active operation. However, the SED ...

• 6190 - Lattice Radiant and Lattice Diamond: Is there any reference C source code available for embedded programming?

  C source code for embedded programming is provided in the software installation directory. For Radiant: <install_path>\programmer\embedded_source Example: C:\lscc\radiant\<Radiant version>\programmer\embedded_source For Diamond: ...

• 1762 - MachXO2: How do I disable to SPI configuration interface so that an external device can use the SPI pins to talk to the FPGA fabric?<br>

  If a user wants to connect to an external SPI device post configuration without the EFB or Programming logic, then the option "SLAVE_SPI_PORT = DISABLED" should be set. This will allow the SPI pins to be dual-purpose user pins such that the internal ...

• 1702 - MachXO2: Which pin should be used for the EFB SPI clock in a MachXO2 design using the hardened SPI core?<jason.livermore@nsn.com></jason.livermore@nsn.com>

  The MachXO2 has 2 hardened SPI cores tied to the internal FPGA configuration logic. These cores can be accessed through an internal bus interface (wishbone) by instantiating the Embedded Function Block (EFB) element in HDL code. The SPI cores have a ...