2119 - How can I use Test Access Port (TAP) Instructions for a Power Manager Device ?

Solution:

In a Power Manager Device an IEEE 1149.1 test access port (TAP) provides the control interface for serially accessing the digital I/O of the device.

The TAP controller is state machine driven with mode and clock inputs. Given in the correct sequence, instructions are shifted into an instruction register, which then determines subsequent data input, data output, and related operations.

Device programming is performed by addressing the configuration register, shifting data in, and then executing a program configuration instruction, after which the data is transferred to internal non-volatile memory. It is these non-volatile cells that store the configuration for the Power Manager Device.

A set of instructions called TAP instructions are defined that access all data registers and perform other internal control operations. The TAP is controlled by the Test Clock (TCK) and Test Mode Select (TMS) inputs. These inputs determine whether an Instruction Register or Data Register operation. is performed. As an example you can find more about TAP instructions in POWR1220AT8 Datasheet under the section IEEE Standard 1149.1 Interface (JTAG). You can find about TAP instructions for other Power Manager devices from their respective datasheet.

Lattice provides Diamond Programmer Software & Deployment tool through which TAP instructions can be executed.You can write TAP instructions in a simple txt file and save it to a .svf file.

Now open the Diamond Deployment tool from Start Menu> All Programs> Lattice Diamond Programmer > Deployment Tool

or from Standalone Diamond Programmer, go to Design > Utilities> Deployment Tool.

Open the saved svf file, connect the device though the cable and debug from there.

To download Lattice Diamond Programmer software and Deployment Tool,

Go to www.latticesemi.com and log in to your lattice web account.

Go to Products > Design Software & IP> Programmer and Deployment Tool

Below is the link for the same,

http://www.latticesemi.com/Products/DesignSoftwareAndIP/ProgrammingAndConfigurationSw/Programmer.aspx

Under 'Software Downloads & Documentation' section, under DOWNLOADS tab, select Downloadable Software and download the Standalone Programmer as per your system requirements.

Related Articles
520 - Lattice Power Manager: What is the recommended Programmer to be used for Power Manager II devices?
Previously, ispVM EMBEDDED (ispVME) was recommended used for Power Manager II devices just as it is with Lattice FPGA's and PLD's. However, This tool is obsolete and is no longer recommended to be used by the customer. Instead, customer can use ...
2372 - LatticeECP3:  Can the bitstream used for the regular device be programmed in the low power device of LatticeECP3?  
Yes. The bit stream formats are the same for the regular LatticeECP3 and the low power LatticeECP3 devices. For example, LFE3-70EA-8TN1156C and the low power version "LFE3-70EA-8LTN1156C" can use the same bitstream file. There is no need to generate ...
2865 - PAC Designer: How to implement a latched output for the Power Manager Device?
In the PAC-Designer Software, users can use D Flip-Flop to implement a clocked latch. In the Logibuilder section of the PAC-Designer software, declare a registered D Flip-flop output using Supervisory Equations. The registered output can be assigned ...
2574 - PAC Designer: Is it possible to manually assign TRIM DAC output voltages to Power Manager II Devices, rather than using the trim configuration calculator?
Solution:It is possible to assign manual DAC codes to the different profiles of the Power Manager II TRIM DAC outputs. The menu interface for manual assignment can be found in the Edit->Symbol menu in the top level schematic view of PAC-Designer. The ...
270 - PAC-Designer: How to implement multiple ispPAC-POWR1220AT8 Power Manager devices on a board?
Solution: There are several ways - in some cases the functions inside a Power Manager may be stand alone and not affect the other device controlling different supplies. In cases where there are zones or sections that need to get powered up and down, ...

2119 - How can I&nbsp;use Test Access Port (TAP) Instructions for a Power Manager Device&nbsp;?

2119 - How can I&nbsp;use Test Access Port (TAP) Instructions for a Power Manager Device&nbsp;?

Related Articles

520 - Lattice Power Manager: What is the recommended Programmer to be used for Power Manager II&nbsp;devices?

2372 - LatticeECP3:&nbsp; Can the bitstream used for the regular device be programmed in the low power device of LatticeECP3? &nbsp;

2865 - PAC Designer: How to&nbsp;implement a&nbsp;latched&nbsp;output&nbsp;for the Power Manager Device?

2574 - PAC Designer: Is it possible to manually assign TRIM DAC output voltages to Power Manager II Devices, rather than using the trim&nbsp;configuration calculator?

270 - PAC-Designer: How to implement multiple ispPAC-POWR1220AT8 Power Manager devices on a board?

2119 - How can I use Test Access Port (TAP) Instructions for a Power Manager Device ?

2119 - How can I use Test Access Port (TAP) Instructions for a Power Manager Device ?

520 - Lattice Power Manager: What is the recommended Programmer to be used for Power Manager II devices?

2372 - LatticeECP3: Can the bitstream used for the regular device be programmed in the low power device of LatticeECP3?

2865 - PAC Designer: How to implement a latched output for the Power Manager Device?

2574 - PAC Designer: Is it possible to manually assign TRIM DAC output voltages to Power Manager II Devices, rather than using the trim configuration calculator?