1871 - LatticeXP2: Can the PROGRAMn and DONE pins be used as general purpose input/output?
The PROGRAMn and DONE pins on the LatticeXP2 can be either dedicated for device configuration, or they can become General Purpose I/O (GPIO). The CFG0 input pin to the FPGA controls how these pins behave. You can find full details in LatticeXP2 sysCONFIG Usage Guide under the CFG[1:0] header.
Related Articles
6181 - All Nexus / Device Constraint Editor: How can the user set the DONE, INITN, and PROGRAMN pins of Nexus devices as GPIO during user mode?
Users need to program the feature row with the .fea file generated during the design flow (Note: If changes are made on the Global settings, user needs to rerun the design flow to re-generate a new .fea file that reflects the changes on the Global ...
5224 - CrossLink: How to use SPI and CDONE pins for general-purpose I/O (GPIO)?
To use SPI pins as general-purpose I/O (GPIO), disable the port option for both "Slave SPI Port" and "Master SPI Port" on the Global Preferences tab in the Spreadsheet View tool of Diamond. To use the CDONE pin as GPIO, set CDONE PORT as "CDONE_PORT ...
5569 - iCEcube2: How to use RGB pins of an ICE40 device as an input?
Description: In order to use the iCE40 open drain (RGB , IR) pins for general purpose functionality, you need to instantiate the SB_IO_OD primitive in the design. The details for the SB_IO_OD primitive can be found from the "iCE Technology library" ...
1142 - ispVM: How to generate a LatticeXP and LatticeXP2 device bit file for EPROM programming?
Unlike using bitstream file *.bit like LatticeSC or LatticeECP3 family, LatticeXP and LatticeXP2 have JEDEC file output format for programming. When using ispVM to program device through JTAG interface, there is no extra step. But to program a EPROM, ...
1774 - Diamond: How can the user set the DELAYB cell to add delay to an input port when a single register exists between the input and output ports?
When only one register is present between the primary input and the primary output ports, that register is automatically placed in the output PIO cell . This prevents the DELAYB cell from being used in the input PIO cell even when user add the DELAYB ...