1688 - Where can I find more information regarding the FPGA Loader reference design?
The following link provides the details description and source code for download:
http://www.latticesemi.com/products/intellectualproperty/referencedesigns/parallelflashprogrammingf.cfm
The FPGA Loader reference design(in the example it shows implementation in Lattice MachXO or LatticeXP), coupled with a standard parallel Flash memory can perform the function of a PROM or microprocessor to configure FPGA(LatticeECP3, LatticeSC or other FPGA).
Related Articles
3630 - MachXO2: Will the command sequence implemented in the DCS ROM of the DSI TX reference design work for all displays?
The command sequence implemented in the DCS ROM of the Reference Design were taken from the source code of Android based working setup. The command sequence only works for the Wintek display described in the user guide. It is the responsibility of ...
3571 - LatticeECP3: How to use Dphase(3:0)
Dphase_sel, Dphase_lock, Rxpll_lock,
Dphase_out,
Rclk_out ports available in 7:1 LVDS reference design on a customized board?
The following ports in Lattice LVDS 7:1 loopback demo are used for testing purpose to show the status of these signals to the user: - status_out_sel, - Status_RCLK_out, - seven_seg, - Status_out You can safely ignore the above 4 signals in your ...
1759 - When using Lattice's HDMI/DVI Interface reference design, do I have to use a TMDS Level Shifter for the HDMI Transmitter interface?
Both High-Definition Multimedia Interface (HDMI) and Digital Visual Interface (DVI) adopt Transition Minimized Differential Signaling (TMDS) technology to transmit and receive data and clock over four differential links. The TMDS electrical interface ...
5893 - CrossLink: Why is there an error when I change to 1 MIPI lane using MIPI2LVDS Reference Design?
Please try to reconfigure and regenerate the rx.sbx (rx dphy GUI), such that the number of lanes should be changed to 1 in order to be aligned with the number of lanes declared on the synthesis directives. This should address the error.
6697 - Mach-NX: How to request for Mach-NX User Guide for PFR OOB I2C Command Protocol, FPGA-UG-02136?
To obtain FPGA-UG-02136, Mach-NX User Guide for PFR OOB I2C Command Protocol, please follow below process to submit a Technical Support case. After logging in latticesemi.com website, go to http://www.latticesemi.com/Support to create a new Technical ...