1681 - MachXO2: What happens if the PROGRAMN pin is toggled before device configuration is completed when in SPI configuration mode?
The PROGRAMN pin is used by the MachXO2 configuration logic to initiate programming of the device. Generally this pin is held inactive high during configuration. In the MachXO2, SPI configuration will restart when PROGRAMN is toggled during configuration and prior to device configuration completing. This is true for both master and slave SPI programming and is important to note in case configuration is interrupted.
Additional information on programming and configuration of the XO2 is located in the MachXO2 Programming and Configuration Usage Guide.
Related Articles
1263 - Can the PROGRAMN pin be held low for a period of time during power-up to prevent the FPGA from configuring?
Yes, PROGRAMN pin can be used to hold FPGA from configuring. The are cases where user is using SPI programming mode and would like to control the exact time to begin configuration with PROGRAMN pin. Lattice FPGA enter configuration mode when one of ...
1323 - Is PROGRAMN pin independent of JTAG programming operations? <br>
The PROGRAMN pin does not affect the JTAG state machine or boundary scan cells. However, the PROGRAMN pin does clear the SRAM configuration memory of the device. Because of this, a logic low signal on PROGRAMN pin at any time during JTAG ...
6995 - ECP5:How to resolve issues regarding failure in reconfiguration using PROGRAMN when using Serial Configuration Mode?
Problem: When toggling PROGRAMN and using Serial Configuration mode, device does not enter user mode. Solution: When SED is instantiated in the design before re-configuration, toggle programn twice to have successful re-configurations.
2043 - LatticeXP2: Can the CSSPIN pin be used as a GPIO in dual-boot mode on the LatticeXP2 device?
Description: When using the LatticeXP2 device in dual boot mode, the FPGA continuously drives the CSSPIN high. The CSSPIN is considered a dual-purpose pin. However while the CFG0 pin = 0, controlling the dual-boot function, it will cause CSSPIN to be ...
3817 - LatticeXP2: Is the download/configuration time from Internal/External SPI Flash different while using Dual Boot Mode in LatticeXP2 device?
While using Dual Boot Mode, the configuration time (time required for the bitstream to get configured inside the device) from Internal Flash is less. Data transfer is faster because the Internal Flash interface with SRAM is parallel, whereas it is a ...