1630 - All FPGAs: How can I obtain a Lattice IP Core pre-compiled simulation library that targets my HDL simulation tool of choice?
Description:
You do not need to obtain a precompiled simulation library for the Lattice IP Core from Lattice. When you configure and generate the Lattice IP Core in IPexpress, the simulation model for the IP core is generated in an "obfuscated" Verilog or VHDL file. You can compile this HDL file directly into your HDL simulation tool.
For more information on the simulation models for the individual Lattice IP Core you are interested in, see the IP Core's user guide. You can access the user guide from IPexpress by selecting the IP from the list in the left side of the window and clicking on the user guide link in the right side of the window.
Related Articles
1623 - All FPGAs: What affect does device family, part density, speed grade, or package selection have on how IPexpress generates a Lattice IP Core?
Description: There is a difference in how the Lattice IP Core is generated between different FPGA families. The difference is not in the functionality, but in the technology elements targeted. For example, the files generated for the IP Core may ...
3666 - LatticeXP2: Does Lattice provide a Fast Fourier Transform (FFT) Compiler IP Core with VHDL as the target language in Lattice Diamond Tool?
Description: Lattice only provides the Fast Fourier Transform (FFT) Compiler IP Core in Verilog version. In case you generate VHDL version, then only the top level wrapper will be generated in VHDL, while the behavioral model will be in Verilog ...
6123 - Simulation tool: Does Lattice still provide license for Aldec Active-HDL?
Description: Our contract with Aldec has ended and we no longer support Active HDL licensing. In 2020, we have sent out a notification to existing ActiveHDL users about our migration to Mentor’s ModelSim simulator tool. We sincerely apologize if you ...
2165 - Simulation: Steps to compile/elaborate a SERDES based design in NC-Verilog?<br>
Simulation: Compiling/elaborating a SERDES based design requires pre-compiling the SERDES model. Follow the steps below to compile the Lattice SERDES model, revise your library definition file, and compile and elaborate your design. Unzip the ...
Lattice LSE: Why does LSE fail when VHDL files are compiled into a library directory name other than "work"?
To workaround this issue, it is required that the top-level VHDL file must be compiled into a library called 'work'. The Lower-level VHDL files can be compiled into other library naming.