1601 - In Lattice ECP2M SerDes, I use continuous K character, BC as the training pattern in G8B10B mode. The received data is good but the ls_sync singal never goes high. What am doing wrong?

The G8B10B mode uses GigaBit Ethernet LSM(Link State Machine). Continous K character BC will not be recognized by the GigaBit Ethernet LSM. Use Dynamic mode and external LSM for your specific application. Refer to technical note, LatticeECP2/M SERDES/PCS Usage Guide, for more information.

Related Articles
1181 - Which clock do I use to sample the lsm_status*/ffs_ls_sync_status* signal in PCS/SERDES based devices? Is there a chance I could miss the lsm_status pulse if I use a 16-bit wide PCS/FPGA interface data?
In the case of LatticeECP2M/LatticeECP3/LatticeSC/M SERDES/PCS QUADs, logic in the Link State Machine block generates the lsm_status*/ffs_ls_sync_status* signal. This logic is synchronous to the RX recovered clock. A single stage sync flop is OK to ...
766 - SERDES can run at either full-data-rate mode or half-data-rate mode What is the difference between the two?
With the same reference clock frequency, if the SERDES is configured to half-data-rate mode, the SERDES data rate is only half of the data rate supported in the full-data-rate mode. It is useful when different rates are used for different channels in ...
2722 - SERDES/ECP3:Why do I receive data errors when I configure the LatticeECP3 SERDES/PCS in TX-to-RX Serial Loopback Mode?
The TX-to-RX Serial Loopback Mode is supported in the LatticeECP3 device (see "Control Setup" and "TX-to-RX Serial Loopback Mode" sections of FPGA-TN-02190). In this loopback test mode, the TX output serial data is looped back into the RX SERDES CDR. ...
1619 - How do I measure the common mode voltage of LatticeECP3 SERDES current-mode logic (CML) signaling ?
LatticeECP3 SERDES uses current-mode logic (CML) signaling for high-speed pins such as PCS_HDOUTP/N, PCS_HDINP/N, and PCS_REFCLKP/N. In order to successfully communicate between two devices with CML signaling, the common mode voltage of CML signaling ...
1179 - When using the Lattice FPGA PCS/SERDES QUADS in 10-bit Raw SERDES mode, how do I do interpret the 10-bit 8b10 encoded RX DATA?
The response applies to the LatticeECP2M/LatticeECP3/LatticeSC/M PCS/SERDES QUADS used in 10-bit RAW SERDES only mode. The assumption is that you are coding your own RTL 8b10b decoder in the fabric. Based on the definition of 8b10b codes , DATA=0x00 ...

1601 - In Lattice ECP2M SerDes, I use continuous K character, BC as the training pattern in G8B10B mode. The received data is good but the ls_sync singal never goes high. What am doing wrong?

1601 - In Lattice ECP2M SerDes, I use continuous K character, BC as the training pattern in G8B10B mode. The received data is good but the ls_sync singal never goes high. What am doing wrong?

Related Articles

1181 - Which clock do I use to sample the lsm_status*/ffs_ls_sync_status* signal in PCS/SERDES based devices? Is there a chance I could miss the lsm_status pulse if I use a 16-bit wide PCS/FPGA interface data?

766 - SERDES can run at either full-data-rate mode or half-data-rate mode What is the difference between the two?

2722 - SERDES/ECP3:Why do I receive data errors when I configure the LatticeECP3 SERDES/PCS in TX-to-RX Serial Loopback Mode?

1619 - How do I measure the common mode voltage of LatticeECP3 SERDES current-mode logic (CML) signaling ?

1179 - When using the Lattice FPGA PCS/SERDES QUADS in 10-bit Raw SERDES mode, how do I do interpret the 10-bit 8b10 encoded RX DATA?

1181 - Which clock do I use to sample the lsm_status/ffs_ls_sync_status signal in PCS/SERDES based devices? Is there a chance I could miss the lsm_status pulse if I use a 16-bit wide PCS/FPGA interface data?