1524 - LatticeECP3: Where is the reference design for SGMII to (G)MII bridge specified in IPUG60 ?

• Related Articles

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 3819 - LatticeECP3: Does Lattice have a reference design to support Reduced Gigabit Media Independent Interface (RGMII)in LatticeECP3 device?

  Lattice has a reference design, that can be used as reference for the RGMII in LatticeECP3 device. Refer to FPGA-RD-02136, RGMII to GMII Bridge Design. ...

• 344 - For SERDES/PCS-based Lattice devices, can I use the CTC FIFO in the hard PCS even if I connect the PCS to the SGMII/GbE PCS IP?

  The answer depends both on device family and data rate: In the case of the LatticeSC device, the user can only use the CTC in the SGMII/GbE PCS IP. In the case of the LatticeECP2M and LatticeECP3 devices, the use of the hard PCS CTC depends on the ...

• 7760 - What are the associated MII/GMII interface clock domains in Tri-Speed Ethernet (TSE) IP v1.7.1 and earlier, and which versions does this apply to?

  This article clarifies the clock domain assignments for the MII/GMII interface as described in the Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084-2.2). The table below includes an amended version of the original documentation to help users ...

• 5879 - CrossLink: How to configure the Reference Design MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for DSI single lane?<div><br></div>

  Please refer to FPGA-RD-02060 Section 3, Design and Module Description. On the project file, modify the rx_dphy which is declared under rx/rx.sbx. On the Receiver section of the IP, modify the RX Interface to DSI and the Number of RX Lanes to one.