1011 - Does each quadrant of the device have equal logic resources?

The answer is no. Clock trees are placed by quadrants, but LUTs are placed according to available space. In the ECP2M devices, the SERDES alone can take up to 1/4 of a quadrant. Thus, there is less logic resources physically present in that quadrant than the other three quadrants. In other devices, the SERDES can take up to 1/4 of two adjacent quadrants.

You can have a general idea of each quadrant by viewing the device's physical view in ispLEVER and Diamond: from the menu go to "design planner->floorplan view"

Related Articles
1946 - [LatticeECP3/LatticeECP2/MachXO2/XP2] Are there hardware resources that helps me to achieve my input HOLD requirements?
Yes, there are such resources in select Lattice devices. There are three different resources that you can use to do this. They are: 1). FIXEDDELAY: Supported in ECP3, MachXO2, and XP2 devices. 2). DELAYC: Supported in ECP3 devices. 3). DELAYB: ...
2507 - Lattice Power Manager II: In the Power Manager device, is the output impedance of HVOUT port (in open drain mode) equal to that of the OUT port?
Description: No, the impedance of HVOUT (in the open drain mode) and OUT port is not equal. The design for both the ports is different since HVOUT is designed for higher voltages (10V/12V) and OUT is designed for lower voltages(5.5V). For example ...
7737 - Can Avant Global Set/Reset Resources be analyzed through the Static Timing Analysis Tool on Radiant?
Global Set/Reset resources cannot be analyzed in static timing analysis tool for both Nexus and Avant devices. For usage concerns and implementation of the mentioned resource, Users may refer to Global Set/Reset Usage for Nexus Platform App Note ( ...
204 - All FPGA: What is the initial logic level of a register after power-up?
Definition: We will consider two cases: (1) the control (reset, set) and clock signals are active upon device power-up and (2) the control and clock signals are in-active upon power-up. Solution: In the first case, the register's output will be ...
151 - Do the oscillator or timer outputs consume macrocell logic in the ispMACH4000ZE devices?
No. These blocks are built into the device using dedicated circuitry. Although these outputs can be connected to the rest of the CPLD resources as desired, no macrocell or product terms are used directly by them.

1011 - Does each quadrant of the device have equal logic resources?

1011 - Does each quadrant of the device have equal logic resources?

Related Articles

1946 - [LatticeECP3/LatticeECP2/MachXO2/XP2] Are there hardware resources that helps me to achieve my input HOLD requirements?

2507 - Lattice Power Manager II: In the Power Manager device, is the&nbsp;output impedance of HVOUT port (in open drain mode)&nbsp;equal to that of the&nbsp;OUT port?

7737 - Can Avant Global Set/Reset Resources be analyzed through the Static Timing Analysis Tool on Radiant?

204 - All FPGA: What is the initial logic level of a register after power-up?

151 - Do the oscillator or timer outputs consume macrocell logic in the ispMACH4000ZE devices?

2507 - Lattice Power Manager II: In the Power Manager device, is the output impedance of HVOUT port (in open drain mode) equal to that of the OUT port?